Traditionally, DC stress and measure techniques have been widely used for characterizing the reliability of CMOS transistors, such as the degradation due to channel hot carrier injection (HCI) and Time Dependent Dielectric Breakdown (TDDB).